

WHAT IS CLAIMED IS:

1 1. A memory controller in an adaptable computing machine (ACM), the
2 controller comprising:

3 a network interface configured to receive a memory request from a
4 programmable network; and

5 a memory interface configured to access a memory to fulfill the memory
6 request from the programmable network,

7 wherein the memory interface receives and provides data for the memory
8 request to the network interface, the network interface configured to send data to and receive
9 data from the programmable network.

1 2. The controller of claim 1, further comprising one or more engines, the
2 one or more engines configured to provide memory access services.

1 3. The controller of claim 2, wherein the memory access services
2 comprise at least one of a peek/poke service, a memory random access service, a point-to-
3 point service, a direct memory access service, a messaging service and a real-time input
4 service.

1 4. The controller of claim 1, wherein the memory comprises at least one
2 of a SDRAM interface and a flash memory interface.

1 5. The controller of claim 1, wherein the network interface provides flow
2 control with a node that has sent the memory request.

1 6. A memory controller in an adaptable computing machine (ACM), the
2 controller comprising:

3 a network interface configured to receive a memory request for a memory
4 access service from a network; and

5 one or more engines configured receive the memory request and to provide the
6 memory access service associated with the memory request.

1 7. The controller of claim 6, wherein the one or more engines comprise a
2 peek/poke engine, a memory random access engine, a point-to-point engine, a direct memory
3 access engine, and a real-time input engine.

1 8. The controller of claim 6, wherein the memory access service
2 comprises at least one of a peek/poke service, a memory random access service, a point-to-
3 point service, a direct memory access service, a messaging service and a real-time input
4 service.

1 9. The controller of claim 6, wherein the network interface provides flow
2 control with a node that has sent the memory request.

1 10. A memory controller in an adaptable computing machine (ACM), the
2 controller comprising:

3 one or more ports configured to receive memory requests, wherein each port
4 includes one or more parameters;

5 an engine configured to receive a memory request from a port in the one or
6 more ports; and

7 a data address generator configured to generate a memory location for a
8 memory based on the one or more parameters associated with the port,

9 wherein the engine is configured to perform a memory operation for the
10 memory request using the generated memory location.

1 11. The controller of claim 10, wherein the engine comprises an engine to
2 perform at least one of point-to-point memory requests, direct memory access memory
3 requests, and real-time input memory requests.

1 12. The controller of claim 10, wherein the data address generator is
2 configured by the one or more parameters associated with the port.

1 13. The controller of claim 10, wherein the memory operation comprises at
2 least one of a read and a write operation.

1 14. The controller of claim 10, wherein the memory location comprises
2 one or more addresses.

1 15. The controller of claim 10, wherein the data address generator uses an
2 initial location determined from the memory request to determine the memory location.

1 16. The controller of claim 15, wherein the initial location comprises a
2 base address and an offset is used to determine the memory location.

1 17. The controller of claim 10, wherein the engine is configured to perform
2 the memory operation while conforming to a point-to-point protocol with a requesting node
3 that sent the memory request.

1 18. A memory controller in an adaptable computing machine (ACM), the
2 node comprising:

3 one or more ports configured to receive memory requests from requesting
4 nodes, wherein each port includes one or more parameters, the one or more parameters
5 configurable by information in the memory requests;

6 a point-to-point engine configured to receive a memory request from a port in
7 the one or more ports;

8 a data address generator configured to generate a memory location for a
9 memory based on the one or more parameters associated with the port,

10 wherein the point-to-point engine performs a memory operation using the
11 generated memory location while adhering to a point-to-point protocol with the requesting
12 node.

1 19. The controller of claim 18, wherein the memory request comprises at
2 least one of a data request and a control request,

3 wherein the data request includes data to be written and the control request
4 includes information usable to update the one or more parameters.

1 20. The controller of claim 19, wherein the control request is included in a
2 control word and the data request is included in a data word.

1 21. The controller of claim 19, wherein the control request includes data
2 usable for configuring the one or more parameters associated with the port.

1 22. The controller of claim 21, wherein the control request includes an
2 indication to perform a read after the one or more parameters have been configured.

1 23. The controller of claim 18, wherein the memory request includes a data
2 request that includes data to be written in a memory.

1 24. The controller of claim 23, wherein the data is written into the memory
2 using the one or more parameters associated with the port.

1 25. The controller of claim 24, wherein the memory location generated by
2 the data address generator is used to write or read the data at that memory location in the
3 memory.

1 26. The controller of claim 18, wherein the point-to-point engine and
2 requesting node communicate using forward and backward ACKs to maintain flow control.

1 27. A system for processing memory service requests in an adaptable
2 computing environment, the system comprising:

3 a memory;
4 one or more nodes configured to generate a memory service request;
5 a memory controller configured to receive the memory service request, the
6 memory controller configured to service the memory service request, wherein the memory
7 controller reads or writes data from or to the memory based on the memory service request.

1 28. The system of claim 27, wherein the memory controller provides at
2 least one of the following services: a peek/poke service, a memory random access service, a
3 point-to-point service, a direct memory access service, a messaging service and a real-time
4 input service.

1 29. The system of claim 27, wherein the memory comprises at least one of
2 a SDRAM and Flash memory.

1 30. The system of claim 27, wherein the one or more nodes comprise an
2 adaptable computing node.

1 31. The system of claim 27, wherein the memory controller comprises one
2 or more ports, wherein each port in the one or more ports includes one or more parameters.

1 32. The system of claim 31, wherein the memory controller comprises a
2 data address generator, the data address generator configured to use the one or more
3 parameters associated with a port in the one or more ports to determine a location in the
4 memory to read or write data.